Wpis z mikrobloga

Huami ogłosiło kolejną generację mikrokontrolera opartego o otwartą architekturę RISC-V, który będzie użyty w ich produktach, m.in. smartwatchu Amazfit.

As the platinum member of RISC-V, Huami has wide-ranging technology accumulation and investment layout in the field of semiconductors. In 2018, Huami launched the world's first RISC-V open-source instruction set wearable processor, Huangshan No.1 (MHS001), featuring four core artificial intelligence engines -- cardiac biometrics engine, ECG, ECG Pro, and Hearth Rhythm Abnormality Monitoring Engine.

After 450 days, Huami unveils its next generation of AI chip, the Huami Huangshan-2(MHS002). Based on the RISC-V architecture, Huami Huangshan-2(MHS002) features high computing efficiency and low power consumption.


https://www.prnewswire.com/in/news-releases/huami-s-next-wearable-ai-chip-huangshan-2-scheduled-for-mass-production-in-q4-2020-50-energy-saved-with-faster-atrial-fibrillation-detection-880075794.html

#riscv #opensource i #linux (dla zasięgu)
  • 1
  • Odpowiedz